How can I make a datapath in verilog code that follows this schematic? I have been given all of the modules except for the data memory, and I also have a code skeleton that I must follow. I an very lost and I don't know where to start. Thank you so much for your help!