If you can answer ASAP I will really appreciate it :)

For the question 3, try to calculate a possible hit ratio for the main loop in your answer. Assume that the cache memory fetches from the main memory in 128-bit long blocks (16 bytes). Calculate the hit ratio only for data accesses, not for instruction fetches