Implement an optimized combinational logic circuit with 4 inputs, A, B, C, D which represent decimal digits 0 through 7 with A being the most-significant bit. Output F is an even-parity bit. This means that the value of F ensures that a 5-bit binary number A, B, C, D, and F always contain an even number of 1's.

Include the verilog file