In a SMP system it is important to maintain cache coherency since multiple processors are accessing a common memory. Listening for cache events on the memory bus shared by multiple processors is referred to