In a symmetric multiprocessor (SMP) system with a shared bus, there are two CPUs (CPU l. CPU2) that have local cache memories. The system does not include a shared L2 cache. For write operations, the Write Back (WB) method is usecd There is a shared variable A in the system. To provide cache coherence, the snoopy MESI protocol is used