$$ keyword $.$

$($virtual address, physical address, TLB hit$/$miss$,$ page table, page table entry, page fault, cache hit$/$miss$,$ interrupt, exception, I$/$O controller, DMA, I$/$O register, HDD$,$ operating system, context switching, LRU, dirty bit, valid bit, locked bit, reference bit, cache coherency$)$