Look at the Boolean equations in the VHDL code. o How many gate equivalents does it use (AND, OR, and NOT)? o If this were implemented on a small FPGA (of 100,000 gates). what percentage of its capacity would be used? (Show your calculations.) Therefore, the VHDL code for Segment A is: temp_a