Answered step by step
Verified Expert Solution
Question
1 Approved Answer
Make a testbench for the my_design circuit in the following verilog code, use verilog to setup the testbech for the my_design circuit module MY_DESIGN (
Make a testbench for the my_design circuit in the following verilog code, use verilog to setup the testbech for the my_design circuit
module MY_DESIGN ( Ginl, Gin2, Gout, data1, data2, sel, clk, out1, out2, out3); input [4:0] Gini, Gin2, data1, data 2; input sel, clk; output (4:0) Cout, out1, out2, out3; reg [4:0] R1, R2, R3, R4, outl, out2, out3; wire [4:0] arth_0; ARITH U1_ARITH ( a(datal), .b(data2), sel(el),.outl(arth_o)); COMBO U_COMBO (Ginl(Gini), Gin2(Gin2), sel(sel), Cout(Cout)); always @ (posedge clk) begin R1Step by Step Solution
There are 3 Steps involved in it
Step: 1
Get Instant Access to Expert-Tailored Solutions
See step-by-step solutions with expert insights and AI powered tools for academic success
Step: 2
Step: 3
Ace Your Homework with AI
Get the answers you need in no time with our AI-driven, step-by-step assistance
Get Started