Makefiles typically contain:

Group of answer choices

Description of the command used to compile any $.$c file into a $.$o file.

Definitions of the targets

variables that will be used later in the makefile

Lines that describe commands neded to create the target from components