Problem 1: Notice that the logic below consists of three repeated parts. Write a Verilog explicit structural description of the logic which consists of two modules, one module, name it part, will be for the part that's repeated, the other, name it whole, will instantiate part three times and interconnect them appropriately. Choose appropriate inputs and outputs for the two modules based on the diagram x[o] xl11 x[2]