Problems in this question assume that individual stages of the datapath have

the following latencies $($in ps$)$:

IF $200$

ID $170$

EX $220$

MEM $210$

WB $150$

Answer the following questions with a brief explanation.

a$.$ What is the clock cycle time for a non$-$pipelined processor designed using

these blocks?