Provide a RTL VHDL code for sequential signed multiplier with 5 different input pairs i-e {a0, x0}, {a<0, x0}, {a0, x<0}, {a<0, x<0}, {a0, x=0}.

also provide testbench code and verify results on ModelSim and attach the screenshot