Q$1.$ In the scenario wherein the CPU is tasked with writing data into memory, the computer architecture can be designed to employ either three distinct bus lines or a singular bus line interconnecting the processor, memory, and I$/$O devices. Write an algorithm that can be used to utilize a single bus line.