Q4 (4 pts): I designed a static CMOS ASIC that runs at 250 MHz, and it consumes 10 mW. I later redesigned it to run at 300 MHz. The new design has 75% of the die size of the original design, and its toggle rate of nodes is also 75% of the original design. How much power does the new design consume?