Q:Question:Computer Architecture Problem 2. There are two levels L1 and L2 of caches. L1 has hit rate \( 90 \% \), and L2 has hit rate \( 85 \% \). L1 has 1 cycle to access. L2 has 20 cycles to access. Main memory has 400 cycles to access. a) Compute the average number of cycles to access memory one time. b) Ignoring memory access, clocks per instruction (CPI) has 1 cycle. Assume that each instruction accesses memory \( 1.3 \) times (for instruction fetchA:Answer:A PLEASE CONSIDER GIVING AKLIKE THANK YOU AND ALL ...