Q:Question:n requesting access to the same data ine from main memory. Both processors have a cache memory and using the MESI protocol. Initially both caches contain an invalid copy of line \( x \). Fill in the following table and design the situation diagrams with the cache states (for the line in the cache memory of the original processor - and in line cache memory that "overhears" processor) in each of the successive actions: