Question 1

(a)

Derive the state diagram for an FSM that has an input w and an output z. The machine must generate z=1. When a sequence detector detects a sequence of X. Otherwise, z=0. Where X is four-bit number 1110

(b)

Design the above question by using D flip flop, JK flip flop and T flip flop