Question 2 2 pts Which of the following statements are NOT true? (Two of the following statements are NOT true) Increasing number of instructions increase the L1-instruction cache miss rate. By adding nops at compile time, we can remove all pipeline stalls. MIPS 5-stage pipeline read from the register file in the second half of each clock cycle. add instruction uses both ALU and adder of the Execute stage in MIPS