Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

Question Not yet answered Marked out of 1 3 . 0 0 Flag question 1 2 4 FALSE TRUE 2 5 6 2 . 5

Question
Not yet answered
Marked out of 13.00
Flag question
124 FALSE TRUE 2562.56
Assume that you have a system that contains a 16-word cache (C=16. Consider the following RISCV assembly code
addi t0, zero, 4
addi s0, zero, 0
loop: beq t0, zero, done
Iwt1,030(s0)
Iwt2,070(s0)
Iwt3,054(s0)
Iwt3,050(s0)
addit0,t0,-1
j loop
done:
Part1: Direct Mapped Cache, b =1 word
Fill in the correct size for the cache fields(Assume 32-bit memory address size):
\table[[Tag,Set,Byte Offset],[,,]]
Place every instruction's data in the correct set in the cache. Also, determine what kind of miss the instruction faces.
\table[[\table[[Instruction's],[data]],\table[[Set Cache No.],[Answer as :0,3,],[5...]],\table[[Compulsory miss],[Answer as: TRUE or],[FALSE]],\table[[Conflict miss (2nd],[iteration)],[Answer as: TRUE or],[FALSE]]],[mem[000..030],|,,],[mem[000..070],,,],[mem[000..054],|,,],[mem[0x00..050],,,]]
Find the miss rate (NOTE: if the number is 88.777778, then your answer should be 88.8) :
(Note: number of misses includes both compulsory and the conflict misses in all iterations)
Cache miss rate=
%
image text in transcribed

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image

Step: 3

blur-text-image

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

More Books

Students also viewed these Databases questions