Sketch a schematic of the circuit described by the following VHDL code. library IEEE: use IEEE.STD_LOGIC_1164. all; entity exercise1 is port (a, b, c: in STD_LOGIC; y, z: out STD_LOGIC); end; architecture synthetic of exercise1 is begin y