Sketch the transition diagram $($FSM$)$ for the following Verilog code. Explain how this

logic can be used as a branch predictor in a MIPS processor? $($hint: branch predictor is a

logic that would allow MIPS ISA such as beq to work more efficiently$)$