std_logic_vector makes it easy to compare and assign whole buses, which dramatically simplifies the work necessary to specify combinational logic. For example, if value is a 4-bit bus, we could compare it with a constant: Similarly, if output is an 8-bit bus, we could set all the bits at once with output