Step 3. Final Combinational Multiplier Design AP FA P * HA X FA X FA HA P (3). Multiplier diagram HA P X P b a cout HA sum (1). HA diagram cout FA sum (2). FA diagram Figure 5. 3 by 3 combinational array multiplier schematic cin Design the above multiplier circuit by using nine AND gates, three half adder HA modules and three full adder FA modules in Verilog, write a testbench and run simulation.