steps and final answer

Q3 Behavioral Verilog Modeling using Assign Statament 1 Point Write a behavioral Verilog module for the following circuit using assign statement: When writing your module, assume the following gate propagation delays: - NOT: 1 time unit - NOR: 2 time units Use the box below to type your Verilog module