Structural Systemverilog module for a 1-bit fulladder, and 2-bit adder( made from two fulladders connected serially) . In the second case, use the ready fulladder. Prepare testbench for both.