Suppose an instruction takes $4$ cycles to execute in an unpipelined CIU: one cycle to fetch the instruction, one cycle to decode the instruction and fetch any operands, one cycle to perform the ALU operation, and one cycle to store the result. In a CPU with a $4-$stage pipeline, what is the speedup assuming a very large number of instruction and little or no pipeline stalls or hazards?

$$