Suppose we have the following parameters in FIGURE Q$3$ for an L$1$ cache with $4$ KB and an L$2$

cache with $64$ KB $.$ What is the excess CPI $($average additional delay per instruction relative to

the clock period$)$ due to cache misses?