The cache write mechanism that creates more bus traffic is:

Select one:

a$.$ Write through

b$.$ none

c$.$ Write backward

d$.$ Write back

e$.$ Write forward