The Cause register provides information about what interrupts are pending and the cause of the exception. The exception code is stored as an unsigned integer using bits ______ in the Cause register.

4-0

6-2

1-0

15-10

9-8