The following shift$-$register based sequential system is a four bit detector that makes a detection, or not, regardless of the bits stored in the second and third flip flop.