The following Verilog code is an example of hierarchical code, meaning that a submodule is used multiple times in the larger circuit or main module. Review the code to get familiar with modular Verilog coding and select the correct descriptions.