The logic diagram of JK flip-flop is given in Figure 3. ) b) 3) Write the output Boolean functions for the outputs. Draw the timing diagram of the circuit on Figure 4. Assume that the delay between JK inputs and QQ' outputs is 1 unit. Each column in Figure 4 represents 1 unit. K CP. Q' J Figure 3 J K Q Figure 4