The serial shift of 4 input bits into a Shift Parallel-Load Register, needs: Select one: a. Only 1 Clock Cycle b. 4 Clock Cycles c. 6 Clock Cycles d. 2 Clock Cycles e. 8 Clock Cycles