The state diagram of a control unit is shown in Fig. P 10. It has four states and two input x and y. Write and verify a VHDL model of a controller.

Fig. P 10

x=0 01 x=0,y=0 r= 10