There is No relation between instruction sets $($CISC $|$ RISC$)$ with architecture of the processor $($Von Neuman & Harvard architectures$)$