This verilog code is sequential shift and add mutiplier. Please show me input$/$output waveform when this verilog code simulated. And please find all regE, regA, regQ values for $14$cycles as binary numbers.