To speed up paging system virtual$-$to$-$physical address translation, RISC$-$V compliant machines implement hardware$/$firmware memory management units $($MMU$)$ containing a Translation Look$-$Aside Buffer $($TLB$),$ an associative memory that quickly maps virtual to real block addresses.