Using at most two modulo $16$ counters design system that recognizes the pattern $"$ab$-$c$"$ where each symbol is encoded with two bits. And for the combinational logic use as few as small multiplexers as possible.