verilog hdl code for $4$bit word input and two single bit output divBy$3$ and divBy$5.$ divBy$3$ is $1$ if the $4$bit input is divisible by $3.$

divBy$5$ is $1$ if the $4$bit input is divisible by $5$