Verilog module: module testioutput [1:0] Q, input x, input clock, input reset]: reg [1:0] state; parameter S0=2b00,S1=2b01,S2=2b10,S3=2b11; always @ (posedge clock, negedge reset) if(treset) statec=SO; else case(state) So: if (x) state