We break up the logic expression A.B+C. (D+E) as X = A.B, Y = C.(D+ E) and the final output as X.Y. Draw a transistor level schematic for this implementation in zipper logic, labeling the clock, inputs, all the intermediate signals and the output clearly.