we have a block that takes a clock as an input, it generates two clocks in the output, first clock has a frequency of $1/2$th $($half$)$ of the input clock and $2$nd has frequency of $1/4$th of the input clock write a verilog code that implements this diagram.