When implementing a structural Verilog description, $\_\_\_\_\_.$

Group of answer choices

all components used must be combinational.

the components used can be combinational or sequential.

the components used must be either all sequential or all combinational.

all components used must be sequential.