when the line in the cache is the same as that in main memory and may be present in another cache, the state is:

modified

exclusive

shared

invalid

which are correct regarding the hardwired control unit? $*$

easy to design and test

Inflexible design

easy to add new instructions

it provides simple sequencing & micro$-$operation logic.

it provides the highest speed of execution.