Which of the following is the output of the given verilog code? module TEST gate; reg [87:1] str; initial begin str="CMP 2007; Sdisplay ("str= end endmodule, str); str=CMP 2007 str=MP 2007 CMP 2007 MP 2007