Which of the following statement is TRUE?

Only a valid page table entry is placed into the TLB on a TLB miss.

TLB is a cache with direct$-$mapped structure.

Using TLB$,$ a physical address is translated to a virtual address.

Processor updates a an entry in TLB when the corresponding page table entry is written to$.$