With this pipelining the Processor Bandwidth is given to be 700 Million instruction Per Second (MIPS). Assuming that each stage of the pipelining takes a clock cycle, compute the clock cycle time of this CPU.