Write a Verilog module that takes as input a 4-bit 2s complement binary number and outputs its complement (i.e. negates its value).