Write down a Verilog HDL $($Hardware Description Language$)$

behavioural model of a $6-$bit counter to be used to determine the next

state address in a microprogrammed hardware system using singleaddress microcode.

State any assumptions made