Write the following declarations in Verilog HDL

a) A 64-bit vector net named B of type wire

b) A 32-bit reg named G

c) A Scalar reg named A

d) A 4-bit register with a LSB index of 4

e) A memory having 1024 16-bit words

f) A constant width = 9